Improving Memory Interfacing in HLS-Generated **Accelerators with Custom Caches**

Motivations

- **Domain Specific Accelerators** are becoming more popular and are widely used in datacenters and cloud computing
- High-Level Synthesis (HLS) tools can help in creating custom accelerators
- Commercial HLS tools focus their optimization efforts on the computation, leaving memory transfers behind
- Optimizing memory transfers with commercial tools requires significant code restructuring

User effort and possible customization

- Adding caches to an accelerator requires **no changes to** internal code
- **Parametric caches** offer great opportunities to the user by selecting the most appropriate configuration (sizes, write policy, associativity...
- User can add multiple caches to the same accelerator with different configurations
- User controls which caches are shared or private
- Adding caches require low user effort
 - #pragma HLS_interface a m_axi direct bundle = gmem0 48
 - #pragma HLS_interface b m_axi direct bundle = gmem1 49
 - #pragma HLS_interface output m_axi direct bundle = gmem2 50

 - #pragma HLS_cache bundle = gmem0 way_size = 16 line_size = 16
 - #pragma HLS cache bundle = gmem1 way size = 16 line size = 16
 - 54 #pragma HLS_cache bundle = gmem2 way_size = 16 line_size = 16
 - 55 void mmult(int* a, int* b, int* output)

Cache declarations

Contributions

- New methodology to reduce impact of memory latency for custom accelerators
- Improvements to IObundle (IOb) [1] caches
- Integration in open-source Bambu [2] HLS tool
- **Evaluation** of the impact of custom caches in terms of execution time and resource utilization



PNNL is operated by Battelle for the U.S. Department of Energy

For additional information, contact:

Claudio Barone

claudio.barone@pnnl.gov https://github.com/ferrandi/PandA-bambu

Architecture and memory operations

- memory controller

Evaluation

- the PolyBench [4] suite
- different memory latencies
- contention
- pattern



Claudio Barone, Giovanni Gozzi, Michele Fiorito, Ankur Limaye, Antonino Tumeo, Fabrizio Ferrandi

Resource overhead and speedup

256

Research partially supported by SOF	A-LITRA a project in the A
Autonomous Learning on Edge (AT	SCALE) Laboratory Directed



32, 256		64, 256		128, 256		256, 256		256, 16			256, 32			256, 64			256, 128						
L	R	С	L	R	С	L	R	С	L	R	С	L	R	С	L	R	С	L	R	С	L	R	С
.44	1.27	9.75	1.45	1.27	9.75	1.44	1.28	9.75	1.42	1.27	9.75	1.36	1.24	1.01	1.42	1.28	1.31	1.42	1.27	1.61	1.43	1.27	9.75
.49	1.23	10.1	1.45	1.23	10.1	1.46	1.23	10.1	1.44	1.23	10.1	1.32	1.17	1.07	1.46	1.23	1.36	1.45	1.23	1.56	1.45	1.23	10.1

Resource utilization overhead (for registers, LUTs - R,L) and speed up (as execution delay in clock cycles - C) with 50 clock cycles of memory latency - 2mm and doitgen

е	16			32				64			128		256			
С	L	R	С	L	R	С	L	R	С	L	R	С	L	R	С	
7606	1.05	1.03	4.27	1.11	1.07	4.79	1.11	1.07	5.08	1.11	1.07	5.33	1.11	1.07	5.33	
7332	1.06	1.04	2.97	1.11	1.07	3.32	1.11	1.07	3.94	1.24	1.07	4.09	1.11	1.07	6.37	
1468	1.07	1.06	1.48	1.16	1.10	1.90	1.17	1.10	2.27	1.16	1.10	4.10	1.16	1.10	7.36	

Resource utilization overhead (for registers, LUTs - R,L) and speed up (as execution delay in clock cycles - C) with 50 clock cycles of memory latency - atax, bicg, mvt

· Limited impact on resource utilization, at least for small caches • Great maximum speedup

- We proposed a new methodology to reduce the impact of memory latency on the performance of custom accelerators
- We integrated customizable caches in a state-of-the-art, open-source, HLS tool
- Caches are flexible and can be adapted to many use cases
- High performance gain with no code restructuring and little user effort
 - Evaluation shows improvements up to 10x

- [1] Mário P. Véstias João V. Roque, João D. Lopes and José T. de Sousa. 2021. IObCache: A High-Performance Configurable Open-Source Cache. Algorithms (July 2021). https://doi.org/10.3390/a14080218
- [2] Fabrizio Ferrandi, Vito Giovanni Castellana, Serena Curzel, Pietro Fezzardi, Michele Fiorito, Marco Lattuada, Marco Minutoli, Christian Pilato, and Antonino Tumeo. 2021. Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications. In Proceedings of the ACM/IEEE Design Automation Conference (DAC'21). 1327–1330. https://doi.org/10.1109/DAC18074. 2021.9586110
- [3] 2021. AMBA AXI and ACE Protocol Specification. Technical Report. ARM. https://developer.arm.com/documentation/ihi0022 4 Louis-Noël Pouchet and Tomofumi Yuki. 2021. Polybench/C 4.2.1. https://web. cse.ohio-

state.edu/~pouchet.2/software/polybench

Acknowledgements

daptive Tunability for Synthesis and Control via Research and Development (LDRD) Initiative.

9/30/2023 | PNNL-SA-189014







www.pnnl.gov