The International Conference for High Performance Computing, Networking, Storage, and Analysis
The International Conference for High Performance Computing, Networking, Storage, and Analysis
Workshop: HUST-23: 10th International Workshop on HPC User Support Tools
Authors: Kyle Fan, Barry Rountree, Tapasya Patki, Aniruddha Marathe, and Stephanie Brink (Lawrence Livermore National Laboratory); Duncan McFarlane (Portland State University, Lawrence Livermore National Laboratory); and Eric Green and Kathleen Shoga (Lawrence Livermore National Laboratory)
Abstract: Performance tuning of High-Performance Computing (HPC) applications depends on sophisticated tuning of parameters on diverse architectures. These parameters are made available by vendors through low-level dials such as Model-Specific Registers (MSRs). While the MSRs themselves provide a powerful mechanism for users to monitor and control processor features, accessing them is laborious due to lack of standard interfaces and clear documentation. As a result, the burden of determining which MSRs to consider and how to fine-tune them for an application lies on the end user.
We present MSR-genie, an efficient and extensible query tool which reduces this user-level burden and allows them to query bidirectionally across MSR lists as well as a processor families and models, and providing them with guidance on appropriate bitmasks. The MSR-genie tool is open-source and easily extensible, and we demonstrate its effectiveness with over thirty Intel processor models and over two-thousand unique MSRs.
Back to HUST-23: 10th International Workshop on HPC User Support Tools Archive Listing