Workshops Archive

Short Reasons for Long Vectors in HPC CPUs: A Study Based on RISC-V

Workshop: Second International Workshop on RISC-V for HPC

Authors: Pablo Vizcaino (Barcelona Supercomputing Center); Georgios Leronymakis, Nikolaos Dimou, and Vassilis Papaefstathiou (Foundation for Research and Technology - Hellas (FORTH), Greece); and Jesus Labarta and Filippo Mantovani (Barcelona Supercomputing Center)

Abstract: For years, SIMD/vector units have enhanced the capabilities of modern CPUs in High-Performance Computing (HPC) and mobile technology. Typical commercially-available SIMD units process up to 8 double-precision elements with one instruction. The optimal vector width and its impact on CPU throughput due to memory latency and bandwidth remain challenging research areas. This study examines the behavior of four computational kernels on a RISC-V core connected to a customizable vector unit, capable of operating up to 256 double precision elements per instruction. The four codes have been purposefully selected to represent non-dense workloads: SpMV, BFS, PageRank, FFT. The experimental setup allows us to measure their performance while varying the vector length, the memory latency, and bandwidth. Our results not only show that larger vector lengths allow for better tolerance of limitations in the memory subsystem but also offer hope to code developers beyond dense linear algebra.

Back to Second International Workshop on RISC-V for HPC Archive Listing

Back to Full Workshop Archive Listing