BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T000603Z
LOCATION:
DTSTART;TZID=America/Denver:20231115T100000
DTEND;TZID=America/Denver:20231115T150000
UID:submissions.supercomputing.org_SC23_sess503_job162@linklings.com
SUMMARY:Post-Moore Microelectronics/VLSI Co-Design Postdoctoral Scholar
DESCRIPTION:Post-Moore Microelectronics/VLSI Co-Design Postdoctoral Schola
 r - 99277\nDivision: AM-Applied Mathematics and Computational Research\n\n
 Berkeley Lab’s Applied Math and Computational Sciences Division (https://c
 rd.lbl.gov/) has an opening for a Postdoctoral Scholar to evaluate and dev
 elop devices to hardware/circuit co-design flow for architectural speciali
 zations for high performance computing and edge computing applications.\n\
 nIn the absence of Moore’s Law Scaling, the Department of Energy (DOE) mus
 t investigate alternative paths to continuing computing performance improv
 ements for scientific applications through architectural specialization. T
 he successful candidate will contribute to the development and evaluation 
 of novel heterogeneous device-based circuit design for extreme heterogeneo
 us SoC (System on Chip) designs, and evaluate their merit for emerging com
 putational workloads for the purpose of maximizing performance and energy 
 efficiency. This work will have a broad impact on high performance and oth
 er larger-scale computing for critical applications for society and scienc
 e. \n\nThe successful applicant will need to have expertise with computer 
 architecture and processor design and from the ground up, and have skills 
 in Spice analog/digital circuit design, Verilog and use of CAD/EDA tools. 
 It is desirable if the applicant has familiarity with higher-level hardwar
 e design languages such as CHISEL, PyMTL or other HDLs that target an FIRR
 TL intermediate representation. It is also beneficial if the candidate has
  experience with full tape-out experience of ASICs. Using those skills, th
 e successful candidate will design post-Moore devices-based compute, memor
 y, or data transfer blocks for key application kernels to demonstrate the 
 merit of this approach. This position will also make key intellectual cont
 ributions and consequently publish papers to the emerging field of extreme
  heterogeneous computing and domain-specific specializations.\n\nWhat You 
 Will Do:\n• Design circuits, hardware accelerators and processor architect
 ures using post-Moore devices to accelerate key HPC applications and appli
 cation kernels.\n• Develop compact models and methodologies to use these c
 ircuits for performance and energy characterizations which can be used in 
 architectural simulation framework for tightly integrating these accelerat
 ors into heterogeneous systems and SoCs that may contain multiple differen
 t kinds of accelerator devices.\n• Identify opportunities and challenges f
 or devices to architectural design space exploration for several post-Moor
 e devices to address those bottlenecks and develop circuit design models t
 o determine the performance potential for those solutions.\n• Develop metr
 ics and benchmark tests in order to compare conventional CMOS based proces
 sors/accelerators and enhanced post-Moore devices based computational acce
 lerators for key HPC applications and algorithms.\n\n
END:VEVENT
END:VCALENDAR